The digital logic rewiring technique has been shown to be one of the most powerful logic transformation methods . It has been proven that rewiring is able to further improve some already excellent results on many EDA problems, ranging from logic minimization, partitioning, FPGA technology mappings to final routings. Previous studies have shown that ATPG-based rewiring is one of the most powerful tools for logic perturbation while a graph-based rewiring engine is able to cover nearly one fifth of the target wires with 50 times runtime speedup. For some problems that only require good-enough and very quick solutions, this new rewiring technique may serve as a useful and more practical alternative.
Introduction
The EDA development flow is a lengthy process and is divided into many different stages. Each stage tries to deal with certain aspects of the design. Over the years, a huge amount of research effort has been made to improve the performance of different stages and rewiring is one of them. Rewiring is a technique to transform the logic of input circuits without affecting their overall functionalities. Indeed, rewiring has been proven to be a powerful tool for optimization in many different EDA fields [1] [2] [3] [4] [5] [6] [7] [8] [9] .
During the development flow, an input design must meet certain design constraints in each stage, such as delay and power requirement. Failure to compile with these constraints may require a manual change in design and reinvoking the whole EDA flow from scratch. This could be time consuming and yet ineffective. On the other hand, as logic verification is becoming more and more mature and powerful, incremental engineering change is gaining its popularity. In incremental engineering change, small perturbations are automatically injected by the EDA tool to alter the logic of the design at the current stage until all the design constraints are satisfied without the need to restart the whole EDA flow. With the ability to perturb circuits without changing their functionalities, rewiring is an ideal technique for implementing incremental engineering change and is gaining attention in this area.
Rewiring could be done in many different ways. There are three major classes of rewiring algorithms and they are namely automatic test pattern generation (ATPG)-based, graph-based and set of pairs of functions to be distinguished (SPFD)-based rewiring algorithms. These three classes of algorithms use different approaches to identify the alternative wires that can be used to replace the target wires which we would like to remove from the circuits. ATPG-based rewiring algorithms [10] [11] [12] utilize the fault concept and use the ATPG techniques in testing to look for redundant faults inside the circuits to achieve the rewiring purpose. On the other hand, graph-based rewiring algorithms [13, 14] search for some common rewiring patterns in input circuits. Finally, SPFD-based rewiring algorithms [15, 16] exploit the concept of indistinguishable Boolean functions and achieve the goal of rewiring by replacing the original Boolean function with its indistinguishable functions.
Motivation and Objective
Graph-based alternative wiring was first proposed in [13] . It models a circuit network as a directed acyclic graph (DAG). Alternative wires are found by performing local sub-graph pattern matching on the input network against some predefined minimal sub-graph configurations containing alternative wires, which are known as rewiring patterns. Previous experiments showed that most of the alternative wires are located topologically "near" to their target wires. The nearness/distance of two wires is defined to be the difference between the maximum path lengths from any primary input (PI) to the destination node of each wire. It was shown that Copyright c 200x The Institute of Electronics, Information and Communication Engineers about 96% of the closest alternative wires were only 2-edge distant from their target wires. Our recent experimental results as shown in Table 1 list the statistics of the alternative wires found by REWIRE for a set of MCNC benchmarks. With respect to this experiment setup, it can be seen that 76% of the distances between the alternative and target wires were 2-edge. Through a library of a small number of rewiring patterns, we were able to locate around 50% of alternative wires inside the circuit in a much shorter time.
Our major objective is to perform analysis on the characteristics of ATPG-based and graph-based rewiring. Through this study, we hope that we can extract the essence from ATPG-based rewiring to improve the current graphbased rewiring algorithm. We propose a new hybrid rewiring approach that utilizes techniques from both ATPGbased and graph-based rewiring, which aims to provide a nice balance between runtime and rewiring power.
The remainder of this paper is organized as follows. In Section 2, we introduce the background knowledge on ATPG-based and graph-based rewiring. In Section 3, the structural characteristics of target-alternative wires from ATPG-based and graph-based rewiring are analyzed in order to determine the common properties between the two rewiring approaches. In Section 4, a hybrid rewiring framework that utilizes both ATPG and graph techniques for rewiring is proposed in order to provide a more balanced solution between rewiring power and runtime. In Section 5, the experiment conducted on our new hybrid rewiring engine, which verifies its performance when compared with other ATPG-based and graph-based rewiring engine, is described. An application of our hybrid rewiring approach on FPGA technology mapping is discussed in Section 6. Finally in Section 7, conclusions on the performance of graphbased and hybrid rewiring approach are drawn.
Background
Rewiring techniques form the core of this work and will be extensively discussed throughout this paper. Before digging deep into our work, we present an introduction of rewiring techniques in this section.
Rewiring [10] [11] [12] [13] [14] [15] [16] is the technique to replace some target wires in a circuit with their alternative wires without affecting the functionality of the circuit. As an illustration, consider the circuit as shown in Fig. 1 .
For example, suppose the wire g1 → g5 is to be removed due to wire delay or any other reasons. The circuit can be transformed in the following way such that the functionality of the circuit is preserved.
1. Replace the wire c → g4 with the output of the AND gate g6 whose inputs are connected to g1 and c. 2. Remove the wire g1 → g5. 3. Since the AND gate g5 has only one input now, we can further simplify the circuit by removing g5 and assigning the output of g4 as the primary output of the circuit.
The modified circuit is shown in Fig. 2 .
It is easy to figure out the two circuits shown are logically equivalent and implement the same Boolean function.
Over the years, lots of researches have been conducted to explore and investigate different rewiring techniques. In this work we are going to discuss ATPG-based and graphbased rewiring only as they are the most popular. ATPGbased rewiring includes REWIRE [10, 11] and RAMFIRE [12] . Graph-based rewiring includes GBAW [13, 14] . [6, [10] [11] [12] convert the problem of finding target-alternative wire pairs into the problem of looking for undetectable stuck-at faults and hence redundancy inside the circuit.
Redundancy inside a circuit means that the logic value of a connection (wire) or a component has no effect on the output values of the circuit. To find out this kind of redundancy, engineers have developed the stuck-at fault model. Fig. 3 shows a simple stuck at fault.
The 1/0 on the wire means that the normal value for the wire is 1, and 0 when a fault occurs. To observe such an error, a path in the circuit has to be established such that the faulty value can be propagated to some primary outputs. If such a path does not exist for a stuck-at fault, then it can be concluded that the fault is undetectable and the wire is redundant. The wire can be removed without changing the functionality of the circuit.
REWIRE is an ATPG-based algorithm which tries to identify this kind of redundancy through mandatory assignments (MA). MAs are the logic values to be assigned to the connections in the circuit for the activation and propagation of the faults to the primary outputs. A fault is testable if and only if the set of MAs for this fault is consistent. Otherwise the fault is untestable, the wire is redundant and can be safely removed.
Graph-based Rewiring
Graph-based rewiring treats the problem of finding targetalternative wire pairs as the problem of pattern searching in a graph. It models the input circuit as a DAG and tries to look for special patterns inside the graph that correspond to target-alternative wire pairs in the circuit.
GBAW [13, 14] is the first graph-based rewiring engine. In GBAW, the input network will first be converted to a Boolean network. The Boolean network is a DAG in which every node n i corresponds to a logic gate in the circuit. Each node n i in the DAG is associated with a Boolean function f i , which represents the functionality of the node in the circuit. Moreover, each node in the graph is associated with a Boolean variable V i which is the output value of f i . Every directed edge (n i , n j ) in the graph represents a connection in the circuit from node n i to n j . n i is known as a fanin of n j and n j is a fanout of n i . The in-degree of a node n i is called the fanin number d + (n i ), and the out-degree of n i is called the fanout number d − (n i ). Fig. 4 shows how we use the Boolean network to represent a circuit.
Each node in the Boolean network is denoted by a triplet (
For example, the 2-input AND gate g3 in the circuit of the upper part of Fig. 4 is represented by a triplet of (AND, 2, 1). "dc" (Don't Care) in
means the number of fanins or fanouts to that node can be arbitrary while "dc" in f i means the node can be of any Boolean function.
The upper part of Fig. 4 shows a small sub-circuit of an input circuit with the target and alternate wire pair shown. The red solid line is the target wire which is to be removed from the circuit while the green dotted line is the alternative wire to be added to replace the target wire.
All gates within the circuit will be converted into AND/OR nodes only and inverters are represented as the polarity values (phases) at the nodes' inputs. If there is an inverter connecting with a gate's input, the corresponding edge of the input in the Boolean network has a circle. The lower part of Fig. 4 shows the Boolean network of the sub-circuit after conversion, which we are going to use as a rewiring pattern in GBAW. Every pattern in GBAW is associated with a locality value which corresponds to the distance between the target and alternative wires. As locality increases, patterns become more and more complex and specific. Patterns with locality greater than 2 have not much practical use. The circuit pattern in Fig. 4 is a typical local-2 pattern which GBAW looks for.
Circuit Structure for Rewiring
All the patterns defined in GBAW's library are derived from Boolean operations. Validity of these patterns is verified by human beforehand. The size and complexity of these patterns are kept to a minimum in order to maximize their probability to be matched in different input circuits. Hence, the patterns in GBAW's library are "general" circuit structures which would occur in many different circuits. REWIRE, on the other hand, can be regarded as an automated process of wire discovery and transformation verification by means of ATPG and logic implication. Each target-alternative wire pair is circuit specific and is valid for that particular input circuit only. In other words, the alternative wires are "custom-made" and are generated for each input circuit on the fly by REWIRE.
In this section, we analyze the common property found in GBAW patterns. The structural properties of the targetalternative wires returned by REWIRE are also analyzed, in the hope of identifying some essential circuit structures for rewiring.
Common Circuit Structure in GBAW Patterns
GBAW performs rewiring task by matching those rewiring patterns inside its library on the DAG of the input circuit. These rewiring patterns are in fact some sub-circuit structures which contain target and alternative wire pairs. Since all GBAW patterns are handcrafted from Boolean algebra and their complexity is limited, we cannot conclude that certain circuit structures will favor the identification of alternative wires.
Although GBAW's patterns are limited in both number and size, they do shed us some light on determining what kind of circuit structures that may be essential for rewiring.
One common feature that can be spotted easily from the patterns in Fig. 5 is the chain of gates with single fanout starting from the sink gate of the target wire to the end of the pattern. The addition of the alternative wire would cause the formation of two reconvergent paths from the source of the target wire to the sink of the alternative wire. In fact the existence of such a single fanout chain and reconvergent alternative wire is critical for graph-based rewiring and forms the backbone of all GBAW patterns.
After the removal of the target wire from the circuit, we will need to add a corresponding alternative wire back to the circuit to mask off the change in the logic of the circuit. In order to maintain the functionality of the circuit after rewiring, the effect of logic change on the circuit must be confined within the pattern and transparent to other parts outside the pattern. Hence a single fanout chain is necessary. Then, the effect of removing the target wire will only propagate along the chain inside the pattern. Through adding the alternative wire, we recover the original logic function of the chain at the sink gate of the alternative wire. This results in the reconvergence of the alternative wire back to 
Fig. 5
Sample rewiring patterns from GBAW the chain at the chain's end. All the fanouts connecting to the alternative wire's sink cannot sense the change in logic inside the pattern and hence the functionality of the circuit is preserved.
Single Fanout Chains and Reconverging Alternative Wires for REWIRE
From the above discussion, we can see that GBAW depends on a common logic structure, the single fanout chain, to carry out rewiring. But GBAW only utilizes local logic information (e.g. logic information of the small sub-circuit defined as a GBAW pattern) for rewiring. On the other hand, the ATPG-based REWIRE utilizes global logic information for rewiring. Logic implications can travel a long distance in the circuit and the path of logic implication differs with different circuit structures.
We conducted an experiment to see whether the targetalternative wire pairs found by REWIRE will also exhibit the single fanout chain structure. In the following experiment, REWIRE was used to perform exhaustive search of the alternative wires for all target wires within a set of benchmark circuits. For each target-alternative wire pair found, we tested whether the sink of the target wire would form a single fanout chain, and whether the fanout cone of the alternative wire's sink would reconverge with the chain. If the result is positive, the target-alternative wire pair is classified to be of the single fanout chain pattern. Table 2 shows the results for REWIRE running on some MCNC benchmark circuits with 2-input gates only. From this experimental result, we can see that nearly all target-alternative wire pairs found by REWIRE exhibited the common logic structure of single fanout chain. Less than 1% of all the pairs failed to match such a logic pattern.
Hybrid Rewiring Approach
From the previous section, it is known that nearly all the target-alternative wire pairs found by REWIRE also exhibit the single fanout chain pattern. REWIRE carries out logic implication to do rewiring. We further analyze its mechanism in the following subsection.
Analyzing ATPG-Based Rewiring
As an ATPG-based rewiring engine, logic implication is extensively used within REWIRE for the process of rewiring. The rewiring procedure in REWIRE is summarized in Fig. 6 .
For each input target wire, the algorithm first performs a stuck-at fault test on it. From the results of this test, a set of candidate wires is obtained. These candidate wires, when are added to the circuit, make the target wires become redundant. But in order to preserve the functionality of the circuit, we will need to ensure these candidate wires are also redundant. So for each candidate wire a stuck-at fault test is carried out to determine its redundancy. Only if the candidate wire is determined to be redundant can it be added to the pool of valid alternative wires available for that target wire.
From the above analysis, it can be seen that the most computationally expensive part in the REWIRE algorithm is the determination of the candidate wires' redundancy. In REWIRE, implication is applied on every candidate wire to test whether its stuck-at faults are undetectable and hence can be used to replace the target wire without changing the functionality of the circuit. Therefore, the number of passes of implications needed is proportional to the number of candidate wires found. Such a large number of calls to the computationally intensive implication process is found to be the dominating factor of REWIRE's prolonged runtime. Our experimental results also indicate that around 80% of runtime for REWIRE was spent on pruning invalid candidate wires.
The purpose of executing a stuck-at fault test on the target wire is to obtain the MAs that can be used to guide us to find the candidate wires for replacing the target wire. On the other hand, the purpose of executing stuck-at fault tests on a candidate wire is to determine its redundancy. Although these two procedures target different wires, it is found that stuck-at fault test of the target wire could provide us some insights into the outcome of stuck-at fault tests of candidate wires. Over the years, different redundancy identification (RID) techniques [12, [17] [18] [19] [20] have been developed to predict the redundancy of candidate wires using information from the stuck-at fault test of the target wire only.
Hybrid Rewiring Framework
We have observed that the major performance hog in REWIRE is the huge number of implications required to determine the redundancy of candidate wires. Inspired by our finding about the relationship between the structural char- acteristics of a circuit and the identification of alternative wires, we would like to develop a hybrid rewiring approach that can close the gap of the performance difference between ATPG and graph-based rewiring approaches. Since ATPG-based approach is more powerful in terms of rewiring power and REWIRE is the best among all dynamic approaches, the framework of our hybrid approach will greatly resemble that of REWIRE. Some heuristics derived from the structural characteristics of rewiring patterns, which have been extracted from graph-based rewiring, are adopted to reduce the runtime of our approach. Fig. 8 shows the flow of our hybrid rewiring framework.
Chain-Based Preliminary Target Wire Filtering
In all previous rewiring approaches, the rewiring engines need to perform either a stuck-at fault test or pattern library search on a target wire before knowing if there exist any alternative wires for the target wire. However, these processes are still relatively computational intensive. These computations are wasted if it is eventually determined that no alternative wire is available for the target wire . From our study on graph-based rewiring and REWIRE, the majority of target wires would possess their alternative wires only if there exist a simple single fanout chain at the sink node of the target wire. Thus in our approach, we will first filter away the target wires that are not probable to have alternative wires by checking their sinks. Only if the sink of the target wire is located within a simple single fanout chain would we further use implications and other techniques to look for alternative wires for this target wire. By doing this, we can ensure all the stuck-at fault tests on target wires will yield alternative wires.
Implication-Based Candidate Wires Generation
In static approaches, the availability and location of alternative wires are encoded within patterns, and we can obtain the alternative wires directly from the pattern. However those patterns may not cover all the alternative wires available. So in our approach, we follow the dynamic approaches to use ATPG to help us find more alternative wires for the input target wire. Firstly, a stuck-at fault test on the target wire is performed to obtain a set of MAs on other nodes in the circuit by implications. Base on these MA values, it is possible for us to generate a set of candidate wires which when added to the circuit, can make the stuck-at fault of the target wire untestable and hence redundant. The table in Fig. 9 shows our rules on generating the candidate wires obtained from [19] that can guarantee making the target wire redundant after their addition.
Implication Free Redundancy Identification
Although it is guaranteed that all the candidate wires generated by the above approach , when are added to the circuit, can make the target wire redundant, the redundancy of the candidate wires themselves still need to be verified. The candidate wire can be regarded as an alternative wire to the target wire, and can be used to replace the target wire without changing the functionality of the circuit only if it is redundant.
Candidate wires filtering is unique to dynamic approaches. For graph-based rewiring, all the alternative wires return from the library search have been verified to be valid during the construction of the library. Candidate wire filter- ing is critical in mitigating the difference in runtime between dynamic and static approaches. In our new hybrid rewiring approach, a new single fanout chain based candidate wire filtering process is proposed to speed up the whole filtering process. Our approach is based upon the idea in RAM-FIRE [12] [19] to identify redundancy without doing any stuck-at fault tests. This approach consists of two passes of implications and several heuristics to prune away invalid candidate wires for each target wire. This makes our filtering process scales linearly with the size of the circuit and hence HYBRID's speed is greatly improved over REWIRE. Details of our new filtering scheme will be further discussed in the following text.
Uncontrollability and Controlling-Value Paths
As discussed in previous sections, the identification of alternative wires is highly related to the occurrence of single fanout chains inside circuits. When the alternative wire is added to the circuit, it causes the formation of a reconvergence path from the source node of the target wire to the single fanout chain. It is observed that there are several structural characteristics in these reconvergence paths which are common to valid candidate wires.
The first characteristic is that the simple single fanout chain forms a controlling-value path (CV-path). The idea of CV-paths was first proposed in [21] for the purpose of redundancy identification and removal in combinational circuits for circuit testing. By definition, the property of a CV-path between source node s and destination node t is that if any of the inputs of s is assigned to the controlling value of s, the output value of t will be controlled by s and independent of other inputs along the CV-path. Examples of the CV-paths on single fanout chains are illustrated in Fig. 10 .
The second characteristic that we have identified is the marking of CV-paths through backward implications of uncontrollability status. For example if the output of a 2-input AND gate is implied to be0 (cannot maintain 0), then all of its input will be implied with an0 uncontrollability status. Thus through backward propagation of uncontrollability status, we are able to identify CV-paths and node values which are required to activate these paths. Fig. 11 has an example to show how CV-paths from an arbitrary node are traced in the circuit. To look for CV-paths destined to the node DS T , we first assign an uncontrollability status to the output of DS T depending on DS T 's functionality. An AND gate will be assigned with0 whereas1 will be assigned to an OR gate. Then backward implications on uncontrollability is started with this initial condition following rules shown in Fig. 7 until no further implication can be performed or until the primary inputs are reached. Gates implied with an uncontrollability status would correspond to the existence of a CV-path from these gates to DS T . The value of the uncontrollability status represents the activation value of the CV-path starting from that node to DS T . When a CV-path is activated, the output value of DS T will be forced to be a fixed value regardless of other input values in the transitive fanin cone of DS T .
Another important point which we have noticed is that the MA values implied on the source and sink node of a candidate wire during the stuck-at fault test of the target wire, are in fact MA values that these nodes have to retain during the stuck-at fault test of the candidate wire. Since the destination node of the candidate wire is always located at a dominator of the target wire, the ending node of the single fanout chain is also a dominator of the candidate wire. During the stuck-at fault test of the candidate wire, the fault will be propagated to the ending node of the chain. Hence if we can determine if there exists a CV-path between the source node of the candidate wire and the chain, and whether this CV-path will be activated during the stuck-at fault test of the candidate wire, we can immediately determine the redundancy of the candidate wire. For a candidate wire to be redundant, the source of the candidate wire must activate a CV-path to the chain to block the propagation of its own stuck-at fault.
Implementation of Hybrid Rewiring
With the above philosophy in mind, we have implemented our new candidate filtering scheme in a rewiring engine called HYBRID. Details about HYBRID's algorithm are shown in Fig. 12 . Our first step is to imply uncontrollability status from the end of the single fanout chain to obtain CV-paths information related to the current chain. We start the inconsistent assignment at the ending node of the chain. Our filtering scheme will only assign either0 or1 to the node for implying uncontrollability status depending on its functionality. Comparing to [19] , which required both0 and1 to be assigned on the target wire for implying uncontrollability and unobservability, our approach saves some extra time by only requiring either0 or1 to be assigned to chain end for implications. After implications, nodes which have uncontrollability status implied means there is a CV-path from these nodes to the end of the chain. Now with the MA values retained from the stuck-at fault test of the target wire and uncontrollability status implied from the single fanout chain in hand, we can start to filter the set of candidate wires. For each candidate wire, we will need to check both its source and destination in order to determine its redundancy.
With regard to the source node CW S RC of the candidate wire, the following criteria must be satisfied for the candidate wire to be a valid alternative wire.
CW S RC must have an uncontrollability status implied
from the inconsistency assignment of the single fanout chain. 2. The MA value on CW S RC implied from the stuck-at fault test of the target wire must conflict with its uncontrollability status.
The first criterion requires that there exists a CV-path from CW S RC to the single fanout chain. The second criterion requires the CV-path between CW S RC and the chain is activated during the stuck-at fault test of the candidate wire. As mentioned earlier, these are necessary to block the propagation of the fault from reaching the primary outputs of the circuit. Hence with these two criteria, we ensure the set of MAs for the stuck-at fault of the candidate wire to be conflicting.
As regards the destination node CW DS T of the candidate wire, the following criteria are enforced to ensure the effect of the addition of the candidate wire will not be detected outside the single fanout chain.
1. CW DS T would not fanout from the fanin-cone of the single fanout chain before reconverge back to the single fanout chain. 2. CW DS T cannot be the same node as the source node of the target wire.
The first criterion ensures that the change in circuit structure after the addition of the candidate wire will only be observed by the nodes bounded by the single fanout chain. The second criterion is in place to ensure the validity of candidate wires. This is because during the stuck-at fault test of the candidate wire, the sensitizing path of the fault starting from CW DS T will need non-controlling values to propagate the fault out to primary outputs. But during the stuck-at fault test of the target wire, MA on the source of the target wire will always be assigned with the controlling value of the destination gate. Hence the MA value on the source node of target wire cannot be used in our filtering approach and we need to filter out this kind of cases from our set of candidate wires.
Experiment with Hybrid Rewiring
The configuration of our test platform for the experiment is shown as follows:
• Configuration: 2.8 GHz x86 CPU with hyper threading, 1GB RAM • Operating system: Fedora Core 8 Linux • Programming language: C with SIS [22] 1.4 package Table 3 shows our experimental results of REWIRE and HYBRID with 2-input gates circuits. The column "# TW" shows the number of target wires that were passed to different rewiring engines to look for alternative wires. "# AW" shows the number alternative wires found by the engine. The column "Coverage" shows the percentage of tested target wires which we can find alternative wires for them. The results of GBAW are also shown in Table 3 . As we have seen before in experiments from previous sections, REWIRE performed the best among the three in terms of wire coverage and rewiring power. For GBAW, it could only locate about 6% of alternative wires found by REWIRE. However, the runtime of GBAW was much faster than REWIRE and completed the search of alternative wires with negligible runtime in most of the input circuits.
For our hybrid approach, we can see that its performance was in between that of REWIRE and GBAW. HY-BRID could find around 49.83% of alternative wires of that of REWIRE on average. On the other hand, HYBRID ran about 26 times faster then REWIRE.
Another interesting indication obtained from the experiment is the number of target wires searched and the high percentage of the target wires that had alternative wires.
Experimental results show that HYBRID tested the fewest number of target wires but yielded alternative wires for 88% of target wires it tested. On the other hand, REWIRE and GBAW tested all the target wires available in the circuit. This is because they do not use any circuit structure as the indicator for the presence of alternative wires and invoke the rewiring engine exhaustively on all target wires. This would cause excessive calls to the rewiring engine and experimental results show that REWIRE and GBAW could find alternative wires in around 74% and 29% of these searches respectively. We may conclude that the recognition of single fanout chains inside circuits could be an effective way to reduce the number of fruitless alternative wire searches.
From the above experimental results, it can be seen that HYBRID is providing a much higher alternative wire coverage with a bit more runtime when compared with GBAW. When compared with REWIRE, the 50% alternative wire coverage and 26 times speedup provided by HYBRID is a very attractive tradeoff. Comparing the above three engines, GBAW is the fastest with some sacrifice in rewiring power. In contrast, REWIRE has strong rewiring power but lacks speed. Our hybrid approach is certainly a balance between the two extremes.
Another point which attracts our attention is that the candidate wire generation technique we used in HYBRID is similar to that of REWIRE. The set of candidate wires generated in HYBRID is a subset of that in REWIRE. Some of our preliminary results suggest that the set of candidate wires generated by HYBRID before filtering contained up to 90% of alternative wires found by REWIRE on average. Comparing to the final 50% of alternative wires coverage from HYBRID, the difference in wire coverage before and after filtering is due to the fact that our filtering scheme is still over conservative and prunes away some correct candidate wires.
Experiment with Rewiring Coupled FPGA Technology Mapping
No previous work on rewiring has studied the tradeoff between rewiring power and runtime. Whether one should spend more runtime with ATPG-based rewiring for more alternative wires or it would be adequate to obtain some quick solutions from graph-based rewiring is uncertain. In this section, we apply our hybrid rewiring approach to the FPGA technology mapping problem. Through this experiment, we would like to justify whether using alternative wire coverage as the tradeoff for runtime is feasible in some practical EDA problems.
Rewiring Coupled FPGA Technology Mapping
Technology mapping is an important step in FPGA EDA flow as it affects both the delay and area of the final circuit. Many FPGA technology mapping approaches apply different heuristics and algorithms to produce depth optimal solutions. However nearly all of these approaches model input circuits as DAGs only without considering the logic information of circuits. In [23] , it is found that through introducing logic transformation into technology mappping, the rewiring augmented technology mapping approach could achieve further level and area reduction atop of the outstanding technology mapping algorithm DAOMap [24] .
Incremental Logic Resynthesis (ILR) Area Minimization
Most of the current technology mapping algorithms do not consider logic information of the circuit in order to perform depth or area optimization. However, studies from [25] and [26] show that through the use of logic information, it is possible to improve technology mapping solutions from algorithms which consider input circuits as pure DAGs only. Thus in rewiring coupled technology mapping, we can perform incremental resynthesis on circuits using logic information in order to achieve a better mapping solution while preserving the optimal depth of the solution. The idea behind this ILR area minimization is to use rewiring to perturb the input circuit incrementally so that a smaller mapped area can be obtained. First, target-alternative wire pairs information is extracted from the input circuit. We then apply each transformation to the network and try to map it with a chosen technology mapping algorithm. If the transformed network can be mapped with fewer number of LUTs without causing any increase in depth, we would accept the change and update the circuit accordingly.
In the following section, we describe how we coupled our hybrid rewiring approach with the ILR flow. The technology mapping algorithm that we used was from ABC [27] , which is a state-of-the-art academic logic synthesis and verification tool. The ABC commands which we used for technology mapping are if [28] + imfs [29] + LUTpack [30] , which means to apply some latest heuristics and techniques for FPGA technology mapping for further area optimization over some excellent mapping results.
Experimental Results
The configuration of our test platform for the experiment is shown as follow:
• Configuration: 2.8 GHz x86 CPU with hyper threading, 1GB RAM • Operating system: Fedora Core 8 Linux • Programming language: C with ABC [27] programming library
We have coupled ILR with REWIRE and HYBRID in order to observe the difference in performance. Table 4 shows the FPGA technology mapping results obtained by coupling ILR with REWIRE and HYBRID with a LUT size of 4. The baseline results were obtained by using ABC only for technology mapping without ILR for comparision. From the experimental results, we can observe that improvements on technology mapping results obtained by coupling ILR with the two engines are close. Comparing the level of the final mapping, ILR with REWIRE was able to improve by 13% on average over the baseline results with ABC alone, while ILR with HYBRID produced around 6% improvement on average over the baseline one. Comparing the number of LUTs of the final mapping, ILR with REWIRE was able to improve 7% while ILR with HYBRID was able to improve by 5% on average over baseline mapping. But the runtime difference between coupling ILR with different engines is significant. The runtime of ILR with HYBRID was only around 40% of that of ILR with REWIRE.
We have repeated the experiment with LUT size of 6 and the experimental results are reported in Table 5 . Again, similar trends in number of LUTs and runtime are observed between coupling ILR with REWIRE and HYBRID. Both REWIRE and HYBRID coupled ILR were able to produce further depth improvement over baseline results by 6% and 4% respectively. For the number of LUTs, ILR coupled with REWIRE was able to produce 9% reduction over baseline results on average. On the other hand, ILR coupled with HYBRID was able to produce around 5% reduction on average. Again, HYBRID-coupled ILR was 2.5 times faster then REWIRE-coupled ILR.
Discussion
Experimental results show that HYBRID was able to produce similar improvement over ABC as REWIRE when coupled with ILR but with a much shorter runtime. One point which should be noted is that during the above experiments, the majority of runtime was spent on the technology mapping process in ABC. Our statistics show that on average only around 10% of runtime was used in the rewiring process while the remaining 90% of runtime was used in remapping the circuit after our logic perturbation. Such a distribution of runtime results from our ILR approach, which perturbs the circuit repeatedly with rewiring and remaps the circuit to look for level and area reduction. This incurs a large number of calls to the technology mapper in ABC and results in a large portion of runtime being spent on technology mapping.
Thus the reason for the improvement in runtime is due to the fact that the number of alternative wires returned by HYBRID is half of that returned by REWIRE. So fewer transformations are tested in the mapping process. However the similarity in improvement over ABC suggested that the quality of alternative wires returned by the two engines are very much similar. Spending less than half amount of REWIRE's runtime with just a small decrease in improve- ment has justified the tradeoff for runtime in the hybrid rewiring approach.
Conclusion
In this work, we have studied the principle of graph-based rewiring. It is a rewiring approach which looks for alternative wires within circuits by matching them with some predefined rewiring patterns inside a library. The number of patterns and their quality decide the number and quality of alternative wires returned by a graph-based rewiring engine. Properties and theorems on these rewiring patterns are studied and discussed in order to construct a feasible rewiring pattern library. Experimental results confirm we were able to locate 6% of alternative wires when compared with the best ATPG-based rewiring engine REWIRE [11, 31] with only 0.17% of runtime on average. Furthermore, ATPG-based rewiring has been studied to explore the feasibility of deriving a hybrid rewiring framework that could enjoy both the powerful rewiring ability of the ATPG-based approach and the speediness of graphbased approach. Firstly, we have studied target-alternative wire pairs located by GBAW and REWIRE. Our study has revealed that these target-alternative wire pairs exhibit a common logic structure within them. Analyses were also conducted on REWIRE and redundancy identification on candidate wires has been found to be the major possible cause of the prolonged runtime of REWIRE. We studied two different redundancy identification techniques which can perform redundancy identification at low cost. Based on our observation about simple single fanout chains and controlling-value paths, we have proposed a new hybrid rewiring approach. The hybrid approach utilizes implications to look up candidate wires for replacing target wires. Redundancy identification augmented with heuristics derived from single fanout chains can be used to fil-ter candidate wires at an even faster speed and higher accuracy than in [19] . Experimental results indicate that our new hybrid approach could achieve a swift balance between rewiring power and runtime. We could locate 50% of alternative wires with just 4% of runtime when compared with REWIRE.
To justify our tradeoff between runtime and rewiring power, we have applied our hybrid rewiring approach to the FPGA technology mapping problem. Experimental results show that ILR coupled with HYBRID was able to obtain similar improvement atop of excellent results from ABC while utilizing half of the runtime when compared with ILR coupled with REWIRE. This shows that the quality of alternative wires returned by our hybrid engine was close to those obtained from ATPG-based rewiring, and our quick hybrid approach would not significantly hamper the ability to do rewiring.
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